Abstract-The front-end amplifier forms the critical element for signal detection and pre-processing within neural monitoring systems. It determines not only the fidelity of the biosignal, but also impacts power consumption and detector size. In this paper, a combined feedback loop-controlled approach is proposed to neutralize for the input leakage currents generated by low noise amplifiers when in integrated circuit form, alongside signal leakage into the input bias network. Significantly, this loop topology ensures the front-end amplifier maintains a high input impedance across all manufacturing and operational variations. Furthermore, this feedback loop provides the amplification for the low amplitude neural signals without significant increase in power consumption or input-referred noise.
INTRODUCTION
The growing research interests in biomedical applications demand neural-interfacing microsystems that are capable of simultaneously monitoring the activity of large numbers of neurons [1] , [2] , [3] . The two most significant merits of circuity within such systems are power and die area. Especially for implantable applications, a higher power efficiency increases the system lifetime, and the avoidance of tissue damage due to overheating [2] . Within such neural monitoring systems, the front-end amplifier (FEA) forms the critical element for signal detection and pre-processing, which in turn determines not only the fidelity of the biosignal, but also impacts power consumption and detector size [1] .
Electrically-observable signals generated by neural activity are low in both amplitude and frequency [4] . The gain of a neural amplifier has to be large enough to amplify such weak signals, and the bandwidth needs to be relatively wide to detect the neural spikes. To monitor and record the neural signals, the input-referred noise must be kept low, with respect to the background noise of the recording electrodes. The input impedance of the FEA must be kept high to avoid signal attenuation, with respect to the impedance of the electrodes.
The Capacitive Feedback (CF) technique configures the gain by the ratio of capacitors [5] . The noise of this technique is reduced by using a large input devices. It is known that, the flicker noise of a Complementary MetalOxide Semiconductor (CMOS) transistor is inversely proportional to its size. However, increasing the size of input transistor decreases the input impedance of CF amplifier, due to its input gate leakage current, written as,
where,
, m ox is the effective mass of the tunneling particle, ∅ is the tunnelling barrier height, h is Planck's constant, q is the electron charge, t ox is the oxide thickness and V ox is the gate oxide breakdown voltage. Therefore, for a given transistor, the input leakage current is proportional to the product of gate width and length.
Auto Zeroing (AZ) is widely used at both input and output stages of CF amplifiers to reduce the flicker noise [6] . It employs a two-state sample-and-hold stage, the input impedance is dominated by the input capacitors as the amplifier is disconnected at the sampling stage (results in no leakage current). Another digital technique, Chopper Stabilization (CS), is also widely utilized. It modulates and demodulates the neural signal to a high frequency range, to avoid the amplification for flicker noise [7] . However, these digital techniques suffer from a low bandwidth. Besides, the extra digital blocks increase the power consumption, die area and circuit complexity.
The conventional neutralization technique, as shown in Figure 1 , delivers current, via a capacitor C f , back to the input stage, to compensate any leakage current to maintain a high input impedance without needing any digital components [8] . The neutralization current compensates the leakage current only if the feedback capacitor is closely matched to the input gate parasitic capacitance, and forms unity gain [8] . Hence, the amplification can only be implemented by an extra gain stage, which leads to a higher power consumption, die area and circuit complexity. In the small-scale IC circuit domain, perturbations to the voltage on any of the MOSFET terminals (Source, Gate, Drain and Body), will bring about variations in the gate capacitance. This leads to a mismatch between neutralization current and leakage current, which reduces the input impedance and triggers instability in the feedback loop. Hence, a fixed-value capacitor neutralization (FCN) loop is inadequate for IC implementations, due to the statistical variance intrinsic to IC manufacturing and the conditions of operation; characterized by Process, Voltage and Temperature (PVT) variations. In this paper, we propose a new neutralization-based loop control (NLC) scheme. This topology is a purely analog loop-controlled feedback without the need for any external digital blocks and amplification stage, thus reducing chip area, circuit complexity and power consumption. It allows for the implementation of a LNA with a large input device by compensating the leakage current, hence, to reduce noise whilst maintaining high input impedance, in a compact IC form across frequency and PVT variations. Furthermore, the proposed NLC feedback provides configurable gain of the FEA without significant increase of power consumption or input-referred noise. This topology provides an easy-toimplement, real-time FEA design solution for multi-channel biosignal detection and monitoring applications.
II. CIRCUIT TOPOLOGY
In Figure 2 , the proposed FEA includes two feedback loops, one each for bootstrapping and neutralization. A1 and A2 are low-noise CMOS amplifiers [9] . Pseudo Resistors (PRs), comprising two Metal-Oxide-Semiconductor FieldEffect Transistors (MOSFETs) back-to-back, are used in this design to create a large resistance with acceptable layout area [10] . The device geometries are given in TABLE I. The bootstrapping technique is a voltage feedback loop to minimize the current into the bias network [8] . The current into the biasing resistor PR 1 can be written as,
where, V b is the bootstrapping voltage, via a capacitor C b , given by as equation (3) . This feedback path can be treated as a high-pass filter, the cut-off frequency is defined by the product of R PR2 and C b . For a modest IC capacitor area, V b can track the input signal while the frequency is above approximately 300 mHz, due to the PR structure's high resistance.
A op is the open loop gain of amplifiers A1 and A2. As given in equation (2) The leakage current of the OPAMP is compensated by the neutralization feedback technique. As shown in Figure 2 , the leakage into the amplifier A1 (I +,A1 ) is predominantly determined by the gate parasitic capacitance of the input transistor. In fact, it becomes the major current at the input stage in IC form after bootstrapping, given the use of PR. The leakage current at all terminals of OPAMPs are equal (I +,A1 ≈ I -,A1 ≈ I +,A2 ), due to the voltages V f and V in being substantially the same. The output voltage of A1, called V neu , ensures that the current into the C neu and PR 3 is equal to the leakage currents for the two amplifiers' terminals: '+' of A2 and '-' of A1. A1 and A2 are of the same topology and geometry. The current I 2 is twice I +,A1 ,
This current-controlled voltage (V neu ) is then applied to the input via a capacitor C neu,f , which has capacitance of half that C neu. Thus, the current I 1 is approximately half of I 2 (ignoring the much greater impedance of PR 3, (added to provide a DC feedback path), and is substantially the same amount of current as the amplifier input leakage current. With this non-inverting amplifier, the voltage V f substantially tracks the input signal to ensure the leakage currents at all terminals of OPAMPs are the same. It yields the matching between the neutralization and input current. Furthermore, the gain and bandwidth of this proposed FEA is determined by the capacitors (C1 and C2), without the need for an extra gain stage. With respect to the conventional CF technique, this topology uses only two capacitors, which reduces the die area and power dissipation.
III. RESULTS AND DISCUSSION
The AC currents at the input stage of the NLC technique are shown in Figure 3 , the input voltage is 1 V. The leakage current of the OPAMP A1, I +,A1 , increases with increasing frequency. The current into the bias network, I PR , is suppressed by the bootstrapping feedback. Another feedback current I 1 neutralizes the leakage current to minimize the input current (I in ). The impedance of this FEA is circa 42 GΩ at 1 kHz.
The gain of the NLC technique is shown in Figure 4 . As given in equation (5), the voltage gain of this FEA can be easily adjusted by the capacitors, C 1 and C 2 . It achieves approximately 21 dB at 1 kHz, and the bandwidth of this FEA is about 213 kHz. PVT variations characterize the variance intrinsic to IC manufacturing and the conditions of operation. The frequency of PVT simulations reported in Figure 5 is set to 1 kHz, in which process corner simulations of the FCN and NLC are depicted. The nomenclature for Fast and Slow corners are written as F and S, to indicate the mobility of charge carriers. The sequence of F/S corner is for NMOS and PMOS respectively. The input current of FCN, as shown in Figure 5 (a), (c), (e) and (g), increases as the neutralization current fails to track the leakage current at different process corners. On the other hand, as given in Figure 5 (b), (d), (f) and (h), the NLC substantially compensates the leakage current to maintain a high input impedance. The voltage corner sweep of the FCN and NLC are depicted in Figure 6 . It is shown that the gate capacitance (7) and leakage current is sensitive to the voltage, hence, sensitive to supply voltage variation. Figure 6 (a) and (b) show that, the neutralization current of NLC technique provides a better tracking of leakage current and maintains a high input impedance over voltage variations.
In Figure 7 , the temperature corner sweep range is -40 to 125 °C. The leakage current increases with temperature. However, as shown in Figure 7(a) , the input neutralization current of FCN decreases with temperature, which reduces the input impedance. On the other hand, as illustrated in Figure 7 (b), the neutralization current of NLC tracks the leakage current across temperature variation. This topology consistently yields a high input impedance.
The power consumption of NCL at different process corners is depicted in Figure 8 . It consumes approximately 30 μW for the typical corner.
Consequently, the proposed NLC topology performs a compensation current that tracks input leakage current across all PVT corners.
The proposed FEA with NLC technique is designed and fabricated on the 0.35μm AMS CMOS technology [11] . At 1 kHz, as shown in Figure 9 , the FEA without NLC (bootstrapping only) achieves about 4.1 GΩ input impedance. When the NCL is implemented, this impedance increases to 42 GΩ. The experimental results are summarised in Table II; the FEA with proposed NLC technique achieves high input impedance within a small die area and consumes low power. With respect to the conventional neutralization-based FEA [8] , the proposed FEA offers configurable signal gain, leading to a true low-noise neural amplifier. This is enabled by the new topology without the need for further amplifier stages; therefore, no significant increase in energy consumption results. Additionally, there is no penalty to the input-referred noise. 
IV. SUMMARY AND CONCLUSIONS
In this paper, the proposed FEA is shown to achieve high input impedance over a wide bandwidth by compensating gate leakage (generated by LNAs) via the NLC feedback loop, to provide a high signal-to-noise ratio for various neural signal applications. This proposed feedback technique yields a configurable gain without the need for an extra gain stage, thus, the power consumption, circuit complexity, and die area of the FEA for the target applications is significantly reduced. The realization of this topology is an enabling technique for future multi-channel implantable neural recording devices. This FEA can achieve an input impedance of 42 GΩ (at 1 kHz) and 58.7 /√ input-referred noise while consuming 30 μW in 0.053 mm 2 . Furthermore, the NLC design is not sensitive to manufacturing variations and operational variations.
